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What is a System on Chip?
• What is a system?
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Why on one chip?
• Cost reduction
• Integration issues
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Multi-processor SoCs
• Large-scale
– Billion-transistor chips
– Multi-cores, multi-threaded sw
• Power-consumption limited
• Very expensive to design
– Non recurring engineering costs
– Migration toward software
IBM Cell Multi-Processor
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Application-specific SoCs
• Multi-core systems
• Embedded memory
– Embedded software
• Heterogeneous structure
– Flexibility vs optimality
• Example:
– Telecom EDGE baseband and
multimedia handset [STM]
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Platforms
• Economic viability requires large production
volumes
– Domain-specific hardware
– Differentiation via software
• Examples
– Telecom:
• Philips Nexperia
• ST Nomadic
– Automotive
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Where are we heading ?
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Outline
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• Revolutionary technologies
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• Summary and conclusions
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Medium term trends
• Feature size downscaling
• Increasing transistor density and clock frequency
Power and thermal management
• Lower supply voltage
Reduced noise immunity
• Increasing the spread of physical parameters
 Inaccurate modeling of physical behavior
Variability and reliability
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20 nm MOSFET  (2010 ?)
50 Si atoms along the channel
4 nm MOSFET  (2020 ?)
10 Si atoms along the channel
Dopant Atoms
Variability: physical motivation
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Prediction vs reality
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• Models used for design are not accurate enough
• Statistical spreading makes design over-conservative
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Design space exploration
worst case analysis
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Δ
Adaptive design space
worst case analysis
Voltage
Delay
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typmax As parameters spread,
w.c. design is too pessimistic
Δ
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Self-calibrating circuits
• Address variability and
robustness
• Design self-calibrating circuits
operating at the edge of failure
• Examples:
– Dynamic voltage scaling of bus
swings [Ienne –EPFL]
– Dynamic voltage scaling in
processors
• Razor [Austin – U Mich]
– Dynamic latency adjustment for
NoCs
• Terror [Stanford]
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Dealing with transient
malfunctions
• Soft errors
– Data corruption due external
radiation exposure
• Crosstalk
– Data corruption due to internal
field exposure
• Both malfunctions manifest
themselves as timing errors
– Error containment
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Sources of soft errors
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Soft error rates
• Vary with altitude and latitude
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Propagation of soft errors
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Memory protection techniques
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[Source IROC]
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Logic protection techniques
Redundancy (TMR) Detection + System
Correction
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100% to 200% overhead
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[Charioteer of Delphi - Sotades: 474 BC]
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Aging of materials
• Failure mechanisms
– Electromigration
– Oxide Breakdown
– Thermo-mechanical stress
• Temperature dependence
– Arrhenius law
time
De Micheli 27
Execution 
core
120oC
Cache
AGU
Temp
(oC)
Thermal maps
1.5 GHz Itanium-2
[Source: Intel Corporation and Prof. V. Oklobdzija]
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Thermal maps
multiprocessosr
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Thermal effects
• Keep chip as cool as possible
– Reduce failure rates and power consumption
• In multi processor (core) system,
power management shuts down idle cores
– The temperature distribution will change in time
– Thermal stress may increase
• Balance temperature reduction and thermal
stress
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Component redundancy
• Use stand-by components to
replace faulty ones
– Provide for temporary or
permanent back-up
– Exploit power/thermal
management
– Load sharing
• A programmable and flexible
interconnection is required
Standby
Standby
Faulty
Standby
memory
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From power to system
management
• Analyze system-level reliability
– as a function of a power management policy
• Determine a system management policy
– to maximize reliability (over a time interval) and
minimize energy consumption
• Determine a system management policy and
system back-up topology
– to maximize reliability (over a time interval) and
minimize energy consumption
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System-level management
• Reliability and energy management can be
modeled by stochastic processes
– Stochastic optimum control for policy design
– As more accurate models are required, policy
design is harder
• Simulation of system management policies is
useful for assessing effectiveness of
redundancy and energy cost
– Simulation results show dominant effect of
temperature and its cycling on system reliability
• Optimal policy design is also possible
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Effect of DPM policy on MTTF
• Power and temperature gap
between active and sleep state
• Small gap
– Thermal cycle effects dominate
EM and TDDB only in the lower
temperature spectrum
– MTTF decreases/increases as
DPM gets more aggressive
• Wider gap
– Thermal cycles effects dominate
– MTTF decreases always as DPM
gets more aggressive
[Simunic – UCSD]
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Component-based SoC design
• SoCs are designed (re)-using large macrocells
– Processors, controllers, memories…
– Plug and play methodology is very desirable
– Components are qualified before use
• Design challenge:
– Provide a functionally-correct, reliable operation of the
interconnected components
   Critical issue:
– Design of the communication fabric
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Example:
Motorola MSC8126 platform
• Communication scalability is the bottleneck
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Entire Chip is Not Reachable in One Clock Cycle !
[Source: Leblebici]
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Why on-chip networking ?
• Provide a structured methodology
 for realizing on-chip communication
– Modularity
– Flexibility
• Cope with inherent limitations of busses
– Performance and power of busses do not scale up
• Support reliable operation
– Layered approach to error detection and correction
Network
Interface
Packets
Routes
PE
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NoC multi-processors:
the RAW architecture [MIT]
• Fully programmable SoC
– Homogenous array of tiles:
• Processor cores
with local storage
• Each tile has a router
• The raw architecture is exposed to the compiler
– Cores and routers are programmable
– Compiler determines which wires are used at each cycle
– Compiler pipelines long wires
The BONE Roadmap
[KAIST]
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Metrics for NoC design
• Low communication latency
– Streamlined control protocols
– Data and control signals can be separate
• High communication bandwidth
– To support demanding SW applications
– Great match to stream computing
• Low energy consumption
– Wiring switched capacitance dominates
• Error resiliency
– To compensate/correct electrical-level errors
• Flexibility and programmability
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Error resiliency
• Several implementation
styles:
– Local link-level
• ECC in switches
– Global end to end
• ECC at core interfaces
– Transaction level
• Software approach
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Flexibility in NoC design
• NoCs have modular structure
– Core Interfaces
– Switches/routers
– High-speed links
• NoCs can be tailored to
applications
– Topology selection
– Switch/link sizing
– Protocols
• Several parameters for optimization
and a large design space
CPU
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xPipes NoC Synthesis Flow
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• Support for several topologies
and routing functions
• Ar a, power, delay optimization
  Comparisons
 130nm UMC library
 Cores: 1mm² obstructions (ARM cores, 32kB SRAM)
 Wire routing over the cores was forbidden
1
mm²
AMBA
Shared
Slaves
AHB Layer
1
mm²
Mesh Row
2 NIs + 1 switch
 Summary of results:
2.7% vs. 17% post P&R timing degradation → Much improved physical scalability
Clock frequency 885 vs. 400 MHz → Much faster
16% application speedup (longer latency, but more effective bandwidth)
7x more area and 5x more  power (mostly due to flip-flops in buffers)
Overall better energy efficiency for >4 Watts Proc&Mem power
Predictability is hig ly enhanced
Efficiency: competitive with state-of-the art interc nnect even in 130nm technology
[Source: Benini]
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[Scopas: Torso]
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New computing materials
• When will current semiconductor technologies run out of steam?
• What factor will provide a radical change in technology?
– Performance, power density, cost?
• Several emerging technologies:
– Silicon nanowires, carbon nanotubes, single-electron devices,
molecular switches, quantum devices, biological computing, …
• Are these technologies compatible with silicon?
– What is the transition path?
• What are the common characteristics, from a design technology
standpoint?
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Common characteristics of
nano-devices
• Self-assembly used to create structures
– Manufacturing paradigm is bottom-up
• Significant presence of physical defects
– Massively fault-tolerant design style
• Competitive advantage stems from the
 high density of computing elements
–  Two orders up as compared to scaled CMOS
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Nanoscale and molecular
electronics
• Nano-scale electronics
– Includes scaled-down traditional CMOS
– Challenges induced by nanometric scale
– Scaling limit?
• Molecular electronics
– Devices exploit molecular structure
• There is plenty of room at
the bottom
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Micro/Nano scale compatibility
PolySi nanowire
integrated with
CMOS
nanowire
[Source: Leblebici]
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• Massive parallelism and redundancy
• Local and global configuration
• Regular layout
– Exploit properties of crosspoint architectures
• E.g., Programmable Logic Arrays (PLAs)
– Wiring delay are predictable
– Regular structure support redundant logic design
Reliable nano-design
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Reliable nano-design:
logic synthesis
• Device level redundancy
– Duplicate transistors to achieve broader
coverage
– Cover Boolean implicants more than once
• New paradigm for testing
– Circuit with faulty devices may still be OK
– Exploit, rather than remove, redundancy
• Objective is overall yield
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Reliable nano-design
Weighted Averaging
input layer logic layer averaging layer decision layer
identical
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Fault tolerant architecture based on multiple layers
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[Leblebici and Schmid] 
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Architectural implications
• Modularity, redundancy, regularity
• Cellular approach to computation
– Cellular nonlinear networks
– Stream computing
• Programming paradigms
– Designer need to think “parallel” to exploit
these architectures at best
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Summary and conclusions
• The electronic market is driven by embedded applications where
performance and reliability are key figures of merit
• Hardware systems are more prone to fail
– Variations in manufacturing
– Hard and soft malfunctions
• Reliability can be enhanced by component and communication redundancy
– System management is critical for long-lasting operation
– On-chip networks support redundancy
• Massive parallelism and redundancy are key to design highly-dependable
circuits with nano-technologies
– Sub 45nm CMOS technologies
– Novel silicon and non-silicon based nano-technologies
De Micheli 59
De Micheli 60
